

Serial No. 09/997,655

Page 2 of 14

**IN THE SPECIFICATION**

**Please amend the paragraph on page 18, lines 3-8 of the specification as follows:**

FIG. 10 is a view of an eye pattern, and FIG. 11 is an eye pattern with level decision results being illustrated additionally. Referring to Fig. 10, [[O]]overlapping of waveforms in eye pattern E shown by a thick solid line is called an invalid section, and a blank section corresponding to an eye is called [[in]] a valid zone.

**Please amend the paragraph on page 18, lines 9-12 of the specification as follows:**

FIG. 11 shows a way of measuring the eye margin of the eye pattern E of Fig. 10. More specifically, FIG. 11 shows an eye margin measurement with the maximum rate of the input signal equal to the VCO clock CK1.

**Please amend the paragraph on page 18, lines 13-19 of the specification as follows:**

The section between the [[ "H" ]] high level and the [[ "L" ]] low level is equally divided into ten on the voltage axis so that 11 voltage points  $V_{ref1} - V_{ref11}$  can be set. The difference between the adjacent voltages is equal to  $\Delta V$ . One cycle of data is equally divided into fourteen so that 15 phase points  $t_1 - t_{15}$  are set with the difference between the adjacent points equal to  $\Delta T$ .

**Please amend the paragraph on page 24, lines 3-10 of the specification as follows:**

The number of bits, n, of the counter 23a is determined ~~taking into consideration up to what [1/] times of the VCO clock CK1 is permitted as the operable transmission rate of the input signal~~ from the ratio of the input signal rate to the VCO clock rate. Suppose, [[F]]for example,

84120325\_1

Serial No. 09/997,655

Page 3 of 14

[[when]] that the VCO clock CK1 is 2.488 [[Gb/s]] GHz and that the input signal ~~of up to rate~~  
~~can be as slow as 19 Mb/s is to be handled, it is necessary to divide the VCO clock CK1 at a rate~~  
~~of 1/128. Therefore, n is equal to 7. The counter 23a is then required to be capable of dividing~~  
~~the 2.488-GHz VCO clock by 128 to produce a 19-MHz signal, and hence n=7.~~

84120325\_1